Abstract-In the past few decades, CMOS logic technologies and devices have been successfully developed with the steady miniaturization of the feature size. At the sub-30-nm CMOS technology nodes, one of the main hurdles for continuously and successfully scaling down CMOS devices is the parametric failure caused by random variations such as line edge roughness (LER), random dopant fluctuation (RDF), and work-function variation (WFV). The characteristics of each random variation source and its effect on advanced device structures such as multigate and ultra-thin-body devices (vs. conventional planar bulk MOSFET) are discussed in detail. Further, suggested are suppression methods for the LER-, RDF-, and WFV-induced threshold voltage (V TH ) variations in advanced CMOS logic technologies including the double-patterning and double-etching (2P2E) technique and in advanced device structures including the fully depleted siliconon-insulator (FD-SOI) MOSFET and FinFET/tri-gate MOSFET at the sub-30-nm nodes. The segmentedchannel MOSFET (SegFET) and junctionless transistor (JLT) that can suppress the random variations and the SegFET-/JLT-based static random access memory (SRAM) cell that enhance the read and write margins at a time, though generally with a trade-off between the read and the write margins, are introduced.
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I. INTRODUCTION
Continuous scaling of transistors by 30% in size for all the new complementary metal-oxide-semiconductor (CMOS) technology generations has achieved performance improvement and cost reduction. In other words, the minimum feature size has been reduced by a factor of 0.7 at all the new technology nodes every other year, as stated in Moore's law [1, 2] . The de facto driving force of the CMOS technology development is the miniaturization of static random access memory (SRAM) bit cell. However, ever-increasing process-induced variation in the transistor performance at the sub-30-nm technology nodes is a major technical challenge for continued CMOS technology advancement [3] [4] [5] , thereby, adversely affecting the continued scaling of the SRAM. One example is the challenges in scaling the SRAM bitcell area to (i) increase the SRAM array density in integrated circuits, (ii) reduce the operating voltage (V DD ) for lower standby power consumption and longer battery lifetime in mobile/portable electronic devices, and (iii) enhance the yield in enlarged SRAM arrays (i.e., embedded level-2 or level-3 cache memory in microprocessor/digital signal processor/system-on-chip).
The management of process-induced variations plays a major role in the development of a new CMOS technology at sub-30-nm nodes. Various techniques have been introduced in process, device, design, and layout to suppress the effect of the process-induced variation. For example, an improved photolithography technique for obtaining better printing patterns with optical proximity correction (OPC) and phase shift mask (PSM) was introduced to reduce the line edge roughness (LER) and end-cap variations, etc. Dummy structures/patterns were also introduced in the layout to study and consider the stress effect on the transistor to boost its performance. As pure design techniques, the chopping and commoncentroid techniques were used to compensate for the random and systematic variations, respectively. There are many process variations in all the new CMOS generations; however, they do not pose an insurmountable hurdle according to Moore's law. They are simply additional technical challenges to be overcome in the new CMOS generations. At the sub-30-nm CMOS technology nodes, random/intrinsic variations such as LER [6] , random dopant fluctuation (RDF) [7] , and work-function variation (WFV) [8] are some of the biggest technical barriers to the development of the next CMOS generation. In this paper, each of these random variation sources in advanced device structures such as multigate and/or ultra-thin-body devices as opposed to the conventional planar bulk MOSFET are discussed in detail. Furthermore, suppression methods of the LER-, RDF-, and WFV-induced threshold voltage (V TH ) variations in advanced CMOS logic technologies including double-patterning and double-etching (2P2E) technique as well as in the advanced device structures including fully depleted silicon-on-insulator (FD-SOI) MOSFET and FinFET/tri-gate MOSFET at the sub-30-nm nodes are investigated. Finally, improvement methods for the SRAM read/write margins for given identical design rules are investigated, when the advanced device structures are adopted for cache memory applications.
II. UNDERSTANDING: RANDOM VARIATIONS 1. Line Edge Roughness (LER)
The LER (see Fig. 1 ) can be defined as a measure of the roughness of the printed finest pattern edge. The root causes of the LER along the side edge of the smallest pattern are as follows: (i) random dissolution in the polymer chains of a photoresistor, (ii) positional variation in the photon absorption of a photoresistor, (iii) nonuniformities in the photoresistor's composition, and (iv) variation in the total dose due to light quantization.
For the quantitative characterization of the LER profile, the self-affine edge model [10] with three parameters such as (i) root-mean-square (RMS) deviation (σ), (ii) correlation length (ζ), and (iii) fractal dimension (D) is used. The greater the RMS deviation is, the greater is the fluctuation in the LER profile. The correlation length is similar to the spatial morphology (or spatial frequency) of the LER profile. Finally, with an increasing fractal dimension, the LER profile contains higher frequency components. As shown in Fig. 2 , the LER profile is exemplified to show the effect of each parameter on the profile. The LER itself (particularly the RMS value) is notably challenging to suppress; therefore, the ever-increasing LER-induced threshold voltage (V TH ) variation in CMOS devices is one of the main hurdles in minimizing the feature size of the devices as well as in reducing the power supply voltage (V DD ). The LER-induced V TH variation in CMOS devices is mostly dominated by a few short channels (called lucky channels) along the channel width direction, and therefore, the short-channel-effect robust device structures can reduce the LER-induced V TH variation in the given LER profile. For example, multigate devices such as FinFETs and tri-gate MOSFETs [11, 12] and ultra-thin-body devices such as FD-SOI MOSFETs [13] are good candidates to overcome the V TH variation by the LER, primarily, because of their improved gate-to-channel capacitive coupling (in comparison with conventional planar bulk MOSFETs).
With the 193-nm immersion photolithography equipment currently used in industry, the doublepatterning (DP) technique has been used to shorten the minimum pitch between two neighboring fine patterns by approximately 30%. In comparison with the conventional single-patterning (SP) technique, it has been recently reported that the DP technique can lessen the close correlation between the neighboring gate patterns [14] . As summarized in Table 1 , the LER-induced V TH variation in 28-nm tri-gate bulk MOSFETs can be suppressed by approximately 20% using the DP technique (as opposed to the identical MOSFETs using the SP technique). Although the LER-induced V TH variation can be suppressed by about 20% in terms of σ(V TH ) by using the double-patterning technique, the total random V TH variation could not be significantly reduced mainly because of the other dominant random variation sources such as RDF and WFV. (These two variation sources will be discussed in the following sections in detail.) However, when considering the worstcase scenario where the RMS value of the LER is not scaled appropriately, the LER-induced V TH variation can highly impact the total V TH variation when the physical channel length is less than 20 nm [15] . Thus, the DP technique can be used to reduce the LER-induced random variation in advanced device structures such as multigate devices.
Random Dopant Fluctuation (RDF)
According to the CMOS scaling theory [16] , the doping concentration in the channel region of MOSFET should be sufficiently high for the drain bias to have a minimal impact on the modulation of the energy barrier to thermal diffusion from the source into the channel by the gate bias. In scaled MOSFETs at sub-32-nm technology node, the channel doping concentration (or the halo doping concentration) and the source/drain doping concentration edge up to 10 18 cm -3 or even higher.
Therefore, the average number of dopant atoms in the nano-scaled MOSFET approaches only few tens of impurities [17] and its standard deviation is not negligible. However, it significantly contributes to the total random V TH variation.
There are a few approaches to understanding the effect of the RDF on the total V TH variation: (i) atomistic process simulation using the Kinetic Monte Carlo simulator [18] , (ii) naïve approach [19] , and (iii) full three-dimensional (3-D) TCAD simulation with randomized doping profiles [20] . The average number of dopants in the atomistic region of the MOSFETs can be calculated by integrating the continuously distributed doping profiles in the MOSFETs. The number of dopants in each device can be selected from the Poisson's distribution of the average number of dopants. The assigned number of dopants is randomly introduced in the grid nodes (representing the silicon atoms) by using either the rejection technique [20] or the assignment technique [21] . These approaches can generate many sample devices, each of which has a different doping profile in the atomistic region.
As previously described, the number of dopant atoms in the sub-32-nm MOSFETs can significantly vary because of the RDF. In addition, despite the presence of the same number of dopant atoms in two nominal MOSFETs, their V TH can vary because the positions of the dopant atoms in each MOSFET can vary (Fig. 3) . Thus, to understand the RDF, we should take into account the following two factors: (i) the number of dopant atoms and (ii) the positions of the given dopant atoms. The complete distribution of the V TH can be mathematically understood through the discrete convolution of the Poisson distribution with the mean value N SSR , governing the number of dopants in the SSR, and the Gaussian distributions of V TH for a constant N SSR [22] . Here, the SSR indicates the statistically significant region in device (e.g., channel region or the source/drainto-channel junction areas).
The conventional planar bulk MOSFET runs out of steam, even with high-k/metal-gate (HK/MG) technology, because of ever-increasing channel doping concentration as well as severe short-channel effects [e.g., V TH roll-off and drain-induced barrier lowering (DIBL)] at sub-32-nm technology node. Hence, 3-D multigate and/or ultrathin-body devices having a lightly doped channel have been adopted in industry for sub-32-nm technology node. Despite the transistor war between FinFET/tri-gate MOSFETs [23] and FD-SOI MOSFETs [24] , these advanced device structures (shown in Fig. 4) can be robust to the RDF because of the lightly doped channel and better gate-to-channel capacitive coupling of the multiple gates and/or ultra-thin bodies.
Work-function Variation (WFV)
Microscopically, the metal gate material used in the HK/MG CMOS technology consists of a number of stochastically sized grains, as shown in Fig. 5 . In addition, each grain has a different orientation, resulting in the distribution of the work-function values for the metal gate material in HK/MG CMOS technology. The WFV is not considered as one of the main random variation sources unless the average grain size is comparable to the gate electrode area. However, in sub-32-nm technology nodes, the impact of the WFV is not negligible anymore [20] .
For modeling the WFV-induced random threshold voltage (V TH ) fluctuation in high-k/metal-gate (HK/MG) devices, H. F. Dadguor [25] introduced an analytical approach using Gaussian distribution. A more realistic 3-D simulation for the WFV was performed using the concept of metal gate granularity (MGG), without assuming the shape and numbers of grains [26] . However, this method is complicated and the computation is expensive.
Because small grains tend to combine with each other and become a larger grain in annealing process (instead of splitting into further smaller grains), the Rayleigh distribution is physically more realistic than the Gaussian distribution for WFV modeling [27] . For the sake of simplicity and to accurately estimate the WFV-induced V TH variation, a new concept [i.e., RGG, or ratio of average grain size to gate area, equal to {average grain }] is introduced in [28] . On the basis of the Rayleigh distribution for grain sizes, the WFV estimation for a TiN gate with different grain sizes is validated from previous experimental and simulation results [26, 30] (Fig. 6) . The RGG plots shown in Figs. 6(b) and (c) illustrate the computing inexpensiveness and independence of the grain sizes used in the HK/MG technology. Once the gate material and the gate area are selected, the RGG plot can provide the estimated WFV value. In addition, for the given WFV target of a gate material, the RGG plot can also predict the smallest gate area. If the smallest gate area is larger than that designed, the metal gate should become more amorphous. Furthermore, the in-plane uniformity of the Fermi energy level (E F ) in the first layer of the metal gate is significantly important in reducing the WFV.
Finally, not only the total number of grains and their orientations but also the positional combination of the grains in the metal gate material can determine the WFV. In [25] , the statistical distribution of the work-function values in the HK/MG MOSFETs has been studied in depth. However, for the same work-function distribution, the placement effect of the grains on the WFV-induced V TH variation in the HK/MG MOSFETs is not investigated. In the worst-case WFV-induced V TH variation, an imaginary gate area (i.e., a row in the gate area comprises the shortest lucky channel consisting of the lowest potentials for current flow along the physical gate length) is formed (Fig. 7) .
For the metal gate in 28-nm low-power MOSFETs [14] , the mixed-mode TCAD simulation of the reconfigured and the non-reconfigured gates is performed to understand the WFV-induced V TH variation. In Fig. 8 , the WFV-induced V TH variations are compared, using two different models (vs. experimental data). The worst-case model can better explain the experimental data than the average model in which the positional effect is not considered. Fig. 9 shows a modified method for estimating the WFV in multigate devices (e.g., FinFET). Two face-to- face (i.e., front and back) gates in the FinFET mutually interact when building up an inversion layer or channel, so that the new grains in these gates will be generated with a new probability and work-function. Hence, a modified method for FinFET RGG calculation should consider the extended gate area (EGA) generated by these gates [29] . Correspondingly, the total gate area over which to calculate the FinFET RGG should be defined as: [{W gate + (4 × H fin )} × L gate ].
III. VARIATION-ROBUST ADVANCED DEVICE STRUCTURES
In this section, the robustness of two different device structures to the random variations induced by LER, RDF, and WFV is investigated.
1. Segmented-Channel MOSFET (SegFET) [31, 32] Fig. 10 illustrates n-and p-type SegFETs with three channel stripes of 25 nm and a layout width of 100 nm. The channel region in the SegFET is segmented into three stripes of equal width (W STRIPE ), and each stripe in the channel is isolated by very shallow trench isolation (VSTI) regions (W VSTI ). The VSTI region filled with HfO 2 (called VHTI) in the corrugated substrate exhibits better performance, lower power consumption, and less variability mainly because of the increased fringing electric field via the VHTI [33] . To optimize the device performance, different doping concentrations in the source/drain extension (SDE) and deep source/drain (DSD) regions are used for both n-and p-type SegFETs, regardless of the device parameters used for satisfying the low standby power specification (LSTP) in the International Technology Roadmap for Semiconductors (ITRS) [2] (Table 2) . It should be noted that the SegFET can be fabricated using the conventional planar CMOS processes, but it requires a corrugated substrate. The corrugated substrate is fabricated by repeating a spacer lithography process and dry etching, and high-density plasma CVD is used to fill the VSTI region with HfO 2 and Chemical Mechanical Polishing (CMP) is used to flatten the surface. Finally, the recessing process is used to form the quasi-planar tri-gate (QPT) device structure for improving the short-channel effect (SCE) control, by using the mask set for the VSTI region.
To quantitatively estimate the LER-induced V TH variation, TCAD simulation has been performed with 200 different LER cases for both n-type and p-type SegFETs (Fig. 11) . The parameter values of the LER were extracted from the experimental LER profile (i.e., the RMS deviation = 1 nm, correlation length = 15 nm, Fractal dimension = 1.8) [14] . As compared with the SegFET, the control device (i.e., conventional planar bulk MOSFET) is also simulated with the identical metal and spacer mask to have the same LER profile (Figs.  11(b) and (d) ). Fig. 12 shows the drain-current versus gate-voltage (I D -V GS ) characteristic curves for 200 cases of the SegFETs and the planar bulk MOSFETs when the LER effect is taken into account. In fact, the LERinduced V TH variation is dominated by the channel width of the device because of the averaging effect. Therefore, a lower LER-induced V TH variation is expected and estimated in the planar bulk MOSFET, because it has a longer effective channel width than the SegFET (i.e., the channel width of the planar bulk MOSFET = 100 nm and SegFET = 75 nm). Although a higher LER-induced V TH variation is shown in the SegFET, the value of σV TH is slightly increased by ~ 26% for the n-type and ~ 38% for the p-type device for ~ 25% narrower channel width. Fig. 13 shows the randomized doping profiles in the SegFETs and planar bulk MOSFETs. Similar to the LER-induced V TH variation analysis, 200 different samples (each having a unique randomized doping concentration profile) have been tested to estimate the RDF-induced V TH variation. It should be noted that Sano's model [34] has been used for randomizing the nominal doping profile in TCAD simulations. Fig. 14 shows the I D -V GS characteristic curves for 200 cases of the SegFETs and the planar bulk MOFETs when the RDF effect is considered. In fact, the RDF-induced V TH variation is dominated by the degree of the shortchannel effect of each device, and therefore, the lower RDF-induced V TH variation is expected and estimated in the SegFET. It is noteworthy that the p-type SegFET and planar bulk MOSFET are affected more by the RDF because of the heavier effective mass of the acceptor atoms (e.g., boron) than that of the donor atoms (e.g., arsenic or phosphorus) in the SSR. Finally, the WFV is estimated using the new concept of RGG [28] , as shown in Fig. 15 . WFV is generally dependent on two factors: (i) average grain size of gate material and (ii) gate area. Contrary to the case of the planar bulk MOSFET, the front-and back-gate effective areas in the SegFET are extended by about two times because of the EGA effect [29] . Therefore, each stripe in the SegFET has a greater gate area (i.e., planar bulk MOSFET: 25 × 32 nm 2 versus SegFET: 45 × 32 nm 2 ), so that the SegFET has a lower RGG resulting in the lower WFV.
Junctionless transistor (JLT) [35, 36]
Fig . 16 shows the n-and p-type nominal device structures of the tri-gate junctionless transistor (JLT) on SOI substrate. Its physical channel and effective channel lengths are designed to be identical (i.e., 32 nm for the layout width of 100 nm) because the JLT lacks pn junctions in the channel. As opposed to the conventional planar bulk MOSFET (having source, channel, and drain doping as n + -p-n + ), the tri-gate JLT has the same doping type in the source, channel, and drain regions (Fig. 16(b) ). It is a normally-on device like a depletion-mode MOSFET, so that it turns off when the carriers in channel region are depleted by vertical electric field from applied gate voltage.
The advantages of the JLT over the planar bulk MOSFET are (i) improved short-channel effect [37] and (ii) simplicity of fabrication. However, the JLT requires a higher gate work-function value to achieve desirable threshold voltage values (i.e., p + polycrystalline silicon is used for n-type tri-gate JLT instead of n + poly silicon and vice versa [35] ). Further, the JLT requires a higher doping concentration to satisfy the general specifications in ITRS [2] for implementing a higher drive current and lower resistance at the source and drain contact. As a result, the doping concentration in the channel is critical to the JLT's performance when compared with the inversion-mode devices such as the planar bulk MOSFET and SegFET (Fig. 17) which is one of the barriers to adopt it in industry. Details on the device parameters for the tri-gate JLT are summarized in Table 3 . TCAD simulations of the JLT are performed for V TH variation analysis. Fig. 18 shows the randomized doping profiles in both n-type and p-type tri-gate JLTs. The 200 samples (each of which has a unique doping profile randomized by Sano's model [34] ) are simulated to estimate the RDF-induced V TH variation. A higher doping concentration, especially, (i.e., more than 10 19 atoms/cm 3 ) provokes a serious RDF-induced V TH variation. Therefore, the RDF effect on the JLT performance limits its usage. Fig. 19 shows the input transfer characteristics for the JLT device when the RDF is considered in the simulation. Although, the doping concentration in the source and drain regions is almost identical, σV TH in the tri-gate JLT is 7~9 times higher than that in the planar bulk MOSFET and SegFET. The random dopants along the channel in the JLT play a significant role in determining the threshold voltage, so that the higher channel doping concentration causes a large amount of V TH variation (in comparison with that in the planar bulk MOSFET and SegFET) [38, 39] .
Similarly, TCAD simulations with the LER profile applied in the gate electrode are performed with 200 different cases for both n-and p-type JLTs (Fig. 20) . The parameter values of the LER were extracted from the experimental LER profile (i.e., the RMS deviation = 1.5 nm, correlation length = 5 nm, and fractal dimension = , (b) zoomed-in plot of (a) near V GS = 0 V. 1.8 [14] ). Fig. 21 shows the I D -V GS characteristics for the 200 samples (each of which has a unique LER profile). When compared with the conventional planar bulk MOSFET and the SegFET, the LER-induced V TH variation in the JLT is much smaller. In fact, the LER along the gate electrode directly induces the roughness of the junction line in the conventional inversion-mode devices such as the planar bulk MOSFET and SegFET. The JLT is expected to have less amount of LER-induced V TH variation because of the absence of pn junctions in the channel region. However, the RDF-induced V TH variation in the JLT is large when compared with the other two device structures. Finally, the WFV-induced V TH variation in the JLT is negligible because polycrystalline silicon is used for the gate material in the JLT.
IV. APPLICATION TO CACHE MEMORY
In this section, the applicability of the three device structures (i.e., planar bulk MOSFET, SegFET, and JLT) to cache memory (i.e., SRAM) is studied, in terms of readability and write-ability of SRAM bit cell. As mentioned, the three devices are designed to have an identical physical channel length of 32 nm, so that an identical bit-cell layout can be used (Fig. 22) . To quantitatively estimate the read static noise margin (RSNM) and write-ability current (I W ), a compact model [40] has been used instead of running the full 3-D or mixed-mode simulations. The compact model developed in [40] is used herein to predict 6-T SRAM cell performance and to estimate SRAM cell yield. [40] . Fig. 23 shows the I D -V GS curves of the three devices derived by the compact model (see redcolored solid line). It should be noted that the model values match to the TCAD simulation results with less than 10 % error. Only in the SegFET, the model value exhibits some error points between the saturation and the linear regions, because its effective channel width varies with the gate voltage. Therefore, the TCAD data show higher current value than the model value by a maximum of ~ 20%. On the basis of the compact modeling work, RSNM and I W are calculated by setting up and solving the Kirchhoff's current law (KCL) equations at the storage nodes (V H and V L ) in the SRAM bit cells [41] . The result is summarized in Fig. 24 . The RSNM of the SegFET SRAM cell is higher than that of the other devices' SRAM cells by ~ 50 mV, and the I W of the SegFET is higher than that of the others by ~5 µA. The enhancement in both read and write margins originated from the boosted performance of the SegFET in terms of the DIBL, on-state current, and sub-threshold slope. The JLT SRAM cell has the lowest I W and RSNM because its on-state current is the smallest among the three devices (i.e., lower by ~ 80 µA). Hence, for an identical SRAM cell layout (or design rule), the JLT-based SRAM cell would have the lowest margins in both the read and the write operations. One interesting point is that the difference between the total current on the storage nodes (i.e., V L and V H ) in the JLT-based SRAM cell and that in the planar bulk MOSFET SRAM cell is smaller than the difference between the on-state current of the JLT and that of the planar bulk MOSFET device. Therefore, the slight improvement in the JLT performance would easily increase I W and RSNM. In this sense, the stress engineering for the JLT would be more efficient for improving the SRAM read and write margins.
In conclusion, the SegFET is less sensitive to variations and has better performance when used for SRAM applications. The performance of the JLT is slightly lower than that of the planar bulk MOSFET when used in the SRAM cell, but the JLT has a relatively simple process and more room for boosting the SRAM read and write margins when stress engineering is appropriately applied.
V. CONCLUSION
At sub-30-nm CMOS technology nodes, one of the main barriers for continuous scaling of the CMOS technologies and devices is random variations such as LER, RDF, and WFV. The characteristics of each random variation source are discussed in detail. In addition, a method to suppress the LER-/RDF-/WFVinduced threshold voltage (V TH ) variation in advanced CMOS logic technology and advanced device structures at sub-30-nm nodes is discussed. As novel advanced device structures, the SegFET and the JLT are introduced and optimized. The SegFET is shown not only to suppress the random variations but also to enhance the SRAM read and write margins simultaneously. 
